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ABSTRACT 
A new way of evaluating fault coverage of devices modeled in the 
C programming language has been studied and analyzed. This, method 
utilizes readily available software analysis tools which measl1re how 
completely a program has been executed by a given test. In terms of 
functional modeling, the program is the C-Model and the tests are the 
trutl1 table values used to exercise this model. 
Two software analysis tools were used to do the study. One does a 
statement by statement analysis of the C-~1odel, the other cloes a 
conditional branch analysis. These tools were used to evaluate the C-
Model of a small VLSI device. Tl1e results of these analyses were 
compared to tl1e results of fault simulations done on the logic synthesized 
from the C-Model. Tl1e results of the comparison were positive, 
indicating that a potentially good correlation exists between software 
coverage of C-Models and fault coverage of the· logic synthesized from 
these models. 
The new method is much qt1icker and therefore less expensive than 
traditional gate level fault coverage. Results indicate a very favorable 
correlation could exist between the two analysis methods. A discussion of 
C-Models will be presented including advantages and disadvantages of 
their use for VLSI design. The software coverage tools used, the fa ult 
analysis method used and tl1e circuit used, as well as the results of the 
coverage analyses will be presented. Areas for future work in this field 
1 
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will also be discussed. 
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I. INTRODUCTION 
A. Overview 
Traditionally, design of very large scale integrated circuits (VLSI) 
has been, and to a large degree is still being done using logic gates or 
standard cells of logic. All aspects of the VLSI design process have been 
developed based on gate level descriptions of large, complex circuitry. 
For example, layout tools have been developed that can layout circuits on 
a gate level or standard cell level rather than on the transistor level. 
Simulators l1ave been developed that model circuit behavior based on 
gate descriptions as opposed to, or in some cases in addition to transistor 
behavior. Other aspects of VLSI design such as test generation and fault 
coverage have also been developed in similar ways. 
Recently, however, the use of I1igh level functional modeling to do 
VLSI design has taken tl1e semiconductor industry by storm. High level 
functional models are used to describe circuit behavior in ways other 
than in terms of gates or transistors. One way to model circuits is to 
describe tl1eir functional behavior in the C programming language. C-
Models, as they are referred to, are high level functional models of VLSI 
circuits written in C. The versatility and advantages of using C-Models 
has caused many in the VLSI industry to re-evaluate traditional design 
methodology. All areas of VLSI design are being investigated to 
determine how to use· this new modeling technique to maximum benefit. 
Specifically, CAD used by chip designers is being adapted and developed 
to accommodate these· new models. One important area of VLSI design 
3 
that still needs addressing is fault coverage. 
Traditional fault coverage is done using gate level models from 
which a "faulty" version of the original circuit is created. Simulations are 
done on this faulty circuit in order to estimate the fault coverage. If C-
Models are used to do the design instead of gates, an alternate method of 
fault coverage must be determined in order to use the C-Models without 
creating their logical equivalents. This new method would optimize the 
use of C-Models for VLSI design, since these equivalents would not have 
to be generated in order to just do fault simulations. The motivation 
behind tl1is thesis work was to propose and evaluate a new approach to 
fault coverage of circuits n1odeled in C in view of these ideas. 
The approach treats the C-Model as if it were just a C program, 
and utilizes already developed and readily available software coverage 
tools to evaluate it. Software coverage tools measure how well exercised a 
program is by the tests applied to it. 
Similarly, fa ult coverage is a measure of how well exercised a 
circuit is by the tests applied to it. High level functional models of 
circuits such as C-Models, can be used to model circuit behavior. An 
important correlation could exist between these two types of analyses 
using the C-Model as the base for both. The purpose of tl1is thesis work 
was to determine if a correlation exists between the software coverage of 
C-Models ·and the fault coverage of the logic equivalents of these models. 
In order to detail this study, the concept of fault coverage and ho,v 
classical fa ult coVerage is done will be presented. Software coverage, its 
4 
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concept and use will also be described. C-Models and their place in VLSI 
design will be detailed. The circuit used to do the analyses will be briefly 
discussed and the tests generated to exercise this circuit will be 
presented. Finally, the results of the study and conclusions will be 
shared. 
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II. FAULT. COVERAGE 
A. Definition 
Fault coverage is an analysis of how well a circuit has been 
exercised by the tests applied to it. Tl1is analysis is typically done using a 
simulator, which provides a numerical figure that represents the fault 
coverage of the device·. 
B. Motivation for Fault Coverage 
., 
F·ault coverage serves to evaluate the tests used on the circuit. In 
VLSI design, it is very important that the simulation environment in 
which tl1e circuit is being designed, model the system environment in 
which the device will be used as closely as possible. An essential part of 
making the simulation environment closely dt1plicate the system 
environment is that tests be written that exercise the device similar to 
the way tl1e system will exercise it. \\rriting a set of tests in general is a 
very painstaking and tedious process. Yet, even after a set of tests have 
been written, how thoroughly they exercise the circuit must be evaluated. 
Fault coverage serves to do this analysis. It insures that tl1e simulation 
tests closely duplicate system tests. It also serves to determine how well 
a set of tests would be· able to detect physical defects deep within the 
device·. 
The ref ore, the prime motivation for doing fa ult coverage analysis is 
to determine· how well a set of tests would work to screen out defective 
devices during manufacture. The prime motivation for attaining l1igh 
6 
., 
fault coverage is that it increases the level of confidence in the design of 
the circuit prior to manufacture-. 
\ 
C. Classical Fault Coverage 
Classical fa ult coverage is done using gates to model a VLSI 
circuit. A fa ult simulator is used to do tl1e analysis. As mentioned 
before, fault coverage· is done to detect physical defects should tl1ey be 
present within the circuit. The fault simulator used by the AT&T Bell 
Laboratories VLSI Design Laboratory, models these defects with two 
types of faults. These are stuck-at ,zero faults and stuck-at one faults. A 
stuck-at zero fault models a node in the circuit permanently connected to 
the ground or zero plane. A stuck-at one fault models a node in the-
circuit permanently connected to the VDD or power plane. 
The fault simulator takes the original circuit and creates a 
"faulty" version of the circuit. It creates this "faulty" version by 
assuming that each node in tl1e circuit is stuck-at zero and stuck-at one. 
The simulator then logically compresses this list of faults in order to 
eliminate redundancy. For example, consider the circuit of Figure 1. 
The first inverter being stuck-at one on the input is equivalent to the 
second inverter's output being stuck-at one, therefore, the simulator 
would only consider one of these faults, not both. 
Once the simulator has created this faulty version of the circuit, it 
applies the test inputs to it. As the applied inputs cause internal logic to 
toggle, the simulator keeps a record of the effect of a fault propagating 
7 
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through the circuit. An example is provided in Figure 2. The· circuit 
shown contains one fault. The fault it contains is a stuck-at zero fault on 
one of the inputs of tl1e two input AND gate. Because this node is 
stuck-at zero, the output of the AND gate will also be stuck-at zero. 
Therefore, the output of the following inverter will be stuck-at one at the 
output. Tl1e effect of the AND gate fault will thus propagate through 
the rest of the logic between it and a chip output. If, and only if, a chip 
output changes from its expected value does the simulator consider this 
AND gate fa ult detectable by the series of tests it used. 
Every single gate within the chip is thus evaluated for both types 
of stuck-at faults. The entire set of tests is used to simulate the effects 
of each fault until the fault is considered detectable. As is readily 
apparent, for VLSI devices containing thousands of ,gates and utilizing as 
many as hundreds of tl1ousands of tests, this process can be incredibly 
time consuming. This brings up tl1e problems associated witl1 traditional 
gate level fault coverage. 
D. Problems with Gate Level Fault Coverage 
A serious problem with performing gate level fault simulations is 
time consumption. Simulation time can be quite intensive, taking many 
cpu hours to do a single fault run. Not only is cpu time consumption 
quite large, but analysis time could also be very lengthy. The results that 
the fault simulator provides must be analyzed in order to determine 
where undetected faults originate witl1in the circuit. In order to increase 
the level of fault coverage, this list must be studied along with the· circuit 
8 
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in order to determine how to write further tests that will detect these 
undetected faults. This process of locating faults within deeply 
embedded logic and then figuring out a way to manipulate chip level 
inputs so that the effect of these faults can be detected at chip outputs 
can be a painfully long one. It is quite common for tl1is process to take 
months of time with an overwhelming increase in the number of tests 
needed to propagate fa ult effects to chip outputs. All this simply serves 
to increase the cpu time for simulation even more. 
Because of tl1is incredible investment of time, the entire fault 
coverage process is a very expensive one. ~ot only is money invested in 
computer time to perform the simulations, but a engineer must be paid 
months of salary in order to ana.lyze a circuit and write sufficient tests 
just to • increase the fault coverage to acceptable levels . The 
disheartening fact, however, is that as VLSI designs grow in terms of 
numbers of gates, more faults will need to be simulated, and analyzed if 
left undetected. This only serves to heighten the expense incurred in 
doing fa ult analysis. A solution needs to be found that can stop this 
problem from spiraling even further. 
E. Proposed Solution 
As mentioned before, a solution needs to be found that will save 
time in doing fault coverage while still providing tl1e benefits that this 
type of analysis serves. One proposed solution is to use high level 
function al models such as C-Models to model the VLSI device as opposed 
to gate level models. However, C-Models cannot be used by existing fa ult 
9 
r-
simulators unless they are syntl1esized into logic gates first. Therefore, 
. ' 
an alternative to the fault simulator must also be found. The proposed 
alternate choice are software· coverage tools that could analyze C-Models 
rather than the logic created from them. A discussion of C-Models will 
be given in the next section followed by a presentation of software 
coverage. 
10 
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Figure 1. How Faults are Logically Compressed 
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Figure 2. Internal Fault Propagation 
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Ill. C-MODELS 
A. Definition 
A C-Model is a program written in the C programming language 
that functionally describes a portion of or an entire integrated circuit. 
In Figure 3 a simple exan1ple of a C-Model is provided. This C 
program describes the functional operation of a two-input AND gate. As 
can be seen the program simply defines output to input dependencies. 
This program can be used to model a two-input AND gate instead of 
using transistors. In Figure 4, tl1e traditional modeling technique for 
VLSI design is depicted. The black box at the center of tl1e diagram 
contains the circuit description in terms of gates of logic. Inp_ut stimuli is 
provided by waveforms which cause output waveforms to be generated. 
In similar terms, Figure 5 represents another way to design the same 
···.i:_ •• 
VLSI circuit. The black box now contains a circuit description in terms 
of C-Models. The input stimuli is provided by a sequence of binary 
values tl1at represent logic voltage levels. These inputs then produce 
output values that are also in terms of the binary definitions. 
B. Impact on VLSI Design 
.,, 
' The new modeling technique has had a tremendous impact on 
"\'LSI design because of the many advantages to be gained. A very 
significant advantage of C-Model design is that it is very easy to bt1ild 
circuits in C. For example, a very small VLSI device containing over 288 
13 
gates of logic, can take only four pages of C code to functionally describe. 
The real advantage is when large circuits are to be designed. 
Traditionally system designers have had difficulty in designing large 
complex circuits prior to silicon realization. Board design of the device or 
very cumbersome simulators were ways in which the design was done. 
Again, this method was incredibly time consuming and, therefore very 
expensive. Functional descriptions of the way in which these devices 
would work are much easier to generate and implement in C. 
Simulation time of devices modeled in C is also much shorter than 
for devices modeled by gates. It is much faster to run a program than it 
is to run thousands of logic gates. By using C-models abstraction of the 
device can be done at multiple levels. It can be done at the register level 
or behavioral level. This contribt1tes to the flexibility gained in C-Model 
design metl1odology. 
Another significant advantage to C-Model design is tl1e firmly 
established CAE (Computer Aided Engineering) support that is available 
for exploitation. For ·example, compilers, debuggers and analysis tools a.re 
readily available for use with little or no question of the accuracy with 
which they operate. For VLSI design with logic gates, this level of 
support wl1ile available to some degree- is not nearly as firmly well 
established nor fool proof as the CAE support for C-Models.' The 
'·' 
advantage of CAE support for C is one major contribution to the 
versatility of VLSI design using C-Models. 
14 
C. Areas for Improvement 
Although the CAE support is available, not all areas of VLSI 
design have been adapted to deal with C-Models. An important example 
is that timing relations cannot be described in functional modeling. 
Another important example is layout. Layout of a C program cannot be 
done, but layout of logic gates can be. The layout of a device modeled in 
C must be accomplished by first synthesizing the C-Model into logic and 
then proceeding. This extra step inust also be taken in order to complete 
another very critical part of VLSI design which is fault coverage. Fault 
coverage cannot be done of a software program, but software coverage 
can be analyzed. Software coverage analysis will be presented in the next 
section. 
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EXAMPLE: 
WHERE 
TWO-INPUT AND GATE 
IF (A::1 && 8::1) 
{Z:1} , 
ELSE {Z:O} j 
A,B:INPUTS 
Z:OUTPUT 
Figure 3. Simple C-:\1odel of~ Two-Input AND Gate 
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INt .. ,. 
IN2. ____ J 
., 
Processes Patterns of Discrete Electrical Levels 
(Ground and VDD) 
I I I I .. ..... Circuit ,... I I I l .... OUT1 
I I l I l.,., 
0 
... J I I I I I .... OUT2 
in our CMOS technology VDD is 5 volts 
Figure 4. Tradition~} Gate Model VLSI Design 
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. /// ...• ·.······•i•············1 ..... , .....1111ae1 ... < •. 1s .... , .. ~ .... SID<. C .... · ..... UNCTJO .. · · ... · .· ... 
IN1 0 1 
Passes and Processes Integer Arrays 
as Arguments 
~------- C MODEL ______ o 1 
IN2 1 0 1 2 if ( syncn = 1) 1 0 1 
.. . . . . . 
-·-------- ......,_ .... { flash= O;} 
Zero - Ground 
One - VDD 
Two - Unknown 
Three - High Z 
F'igure 5. New C-Model VLSI Design 
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IV. SOFTWARE COVERAGE 
A. Definition 
Software coverage is an analysis of how well a program is exercised 
by the tests applied to it. It is done in order to determine the quality of 
the program by evaluating the tests used to exercise it. This same 
definition can be used for fault coverage with the word fa ult replacing 
software and tl1e word circuit replacing program. 
B. Overview 
Software coverage is done using dynamic analysis tools. These 
tools are used to perform an analysis of the program while it is being 
executed. This is different from static analysis in which tl1e program 
does not need to be run in order for the analysis to be done. Dynamic 
analysis tools of various types are already available on many computer 
systems. Tl1ey evaluate programs in different ways depending on the 
specific software tool used for the analysis. 
F·or the purposes of this study, two types of dynamic analysis tools 
were used. One is a line analyzer which does a statement by statement 
analysis of the program to determine which lines of code have been used 
to execute the program. The other tool used is a branch analyzer that 
determines which conditional segments of the program were used during 
execution. 
19 
C. The Line Analyzer 
The line analyzer (LA) performs an analysis of the program in the 
following manner. The program to be analyzed is compiled using the 
special L.ine Analyzer compiler. This compiler places a flag next to each 
line of the code. As the program is executed, tl1ese flags are detected. 
Line Analyzer keeps a record of which lines have been used during 
execution. This data is placed in a separate file. The file can then be 
read to present the results is a variety of ways. One of the ways in which 
Line Analyzer presents the- results is given in Figure 6. Here, a 
percentage of the- used to unused lines has been calculated and 
presented. The program named "tlc" is the program that was executed. 
As can be seen in the figure, only 39.1 % of tl1e lines of code were actually 
used when the circuit was exercised by the tests provided. All the lines 
of the program "monitor" used to exercise the device, while only 57.4% of 
the program "drivetlc" were used. 
i\ portion of another output of the Line Analyzer is given is Figure 
7. This is only a section of the entire program that is being exercised. 
The [N] in front of the line numbers denote which lines were not used 
during execution of the program. The lines that l1ave not been tagged 
were actually used to rl1n the program. This same summary could have 
been presented by the Line Analyzer with a [Y] tag denoting which lines 
were seen during execution, and the untagged lines representing unused 
lines. 
20 
As is apparent, it is very easy to determine not only how much of 
a program l1as been used to exercise a series of tests, but precisely which 
lines were used can also be determined. By doing this, additional tests 
can be written to exercise unused lines, or the pertinence of these lines 
can be re-evaluated. In this way, a program can be optimized to improve 
quality of performance. 
D. The Branch Analyzer 
The Brancl1 Analyzer (BA) works in a sin1ilar fashion. It places 
flags at the end of each conditional segment of a program. When a 
condition, such as and if condition, l1as been met and used, the flag is 
seen and recorded as having been exercised. A list of each flag and how 
many times it was used during execution of the program is placed in a 
separate user readable file. 
In Figure 8 a portion of the program that was executed is 
presented containing Branch J.,i\nalyzer flags. The line that has been 
underlined is of particular interest. Tl1e section of the line containing the 
format MON(#=,tlc) is the flag that the Branch Analyzer uses. The #= 
simply represents a sequential count of the· branches in the program. As 
is apparent, two conditions are present in the line, the else condition 
fallowed by the if condition. Each condition l1as been tagged cliff erently 
and separately even though they are on the same· line. If the else 
condition is met, then MON22. is recorded as l1aving been exercised, and 
when the if condition is satisfied MON23 has been exercised. Therefore, 
21 
both branches have- to be executed in order for the line to be considered 
used. 
This is in contrast to the Line· Analyzer that would have 
considered .the line exercised when only the first condition was met. 
Therefore, the Branch Analyzer provides a more ;thorough analysis of the 
I 
program than the Line· Analyzer. 
The output that the Branch Analyzer provides is given in Figure 9. 
As can be seen, MONO had been used six times during execution while 
MON2 was not used at all. Tl1us, each flag and the number of times it 
was seen during execution is recorded. 
_/ ) 
I "-,, - , 
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---- ----- ~ ~ 
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***************************************************** 
***************************************************** Summary Coverage Report 
Lines:· ( covered) 
Date: Tue Feb 2 09:32:35 1988 
Coverage Data Source: a.cov 
Object: a.out 
***************************************************** 
***************************************************** 
-
drivetlc() 
monitor () 
-
tlc () 
-
No Errors 
57.4% 
100.0% 
39.1% 
Figure 6. Line .Analyzer Coverage Results 
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[20] 
[ N] [22] 
[ NJ [23] 
[NJ [ 2 4] 
[ N] [25] 
[N] [ 2 6] 
[N] [ 271 
[30) 
[ 3 9] 
[40] 
[ 41] 
[42] 
[43] 
(44] 
( state->FLASH --
{ 
} 
else { switch(count3) 
{ 
case 9: 
case 0: 
case 1: 
case 2: 
break; 
case 3: 
0 && state->FML == 1 && count3 --
out->YLWlO - vinv[state->CNT[6]]; 
out->RED20 - vinv[state->CNT[6]]; 
out->REDlO - 0; -
out->GRNlO - O; -
out->YLW20 - 0; -
out-~>GRN20 - O; 
out->RED10 - 1; 
out->YLWlO - O; 
out->GRNlO - 0; 
out->RED20 - O; -
out->YLW20 - O; 
out->GRN20 - 1; 
Figure 7. Another Line Anal)~zer Coverage Output 
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/* 
/* 
} 
} 
flash mode state machine 
if (in->CLRI == 1) { 
} 
MON(21,tlc);state->FLASH = O; 
*/ 
else { MON(22,tlc);if ((state->FML == 1 && (MON(23,tlc},state->FLASH == (MON(25,tlc), (state->FML == 0 && (MON(26,tlc),state->FLASH -
{ 
MON(28,tlc);state->FLASH = vinv[state->FLASH]; 
} 
} 
counter definftion */ 
if (in->CLRI == 1) { 
MON(29,tlc);LOAD(state->CNT,0,ll,Ox000); 
} 
else { MON(30,tlc);if ((count2 == 9 && (MON(31,tlc),state->TESTL == 1)) (MON(32,tlc), (count2 == 9 && (MON(33,tlc),countl == 9)))) 
{ MON(34,tlc);if (count3 == 9) 
{ 
MON(35,tlc);LOAD(state->CNT,8,11,0x0) 
} 
else 
Figure 8. Branch .Analyzer Flags 
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tlc (with 41 monitors) was called 6 time(s) MON# TOTAL-HITS 
0 6 
1 2 
2 0 
3 2 
4 0 
5 0 
6 
" 
" 7 2 
8 0 
9 0 
10 2 
11 0 
12 2 
13 2 
14 2 
15 0 
"" 16 0 
17 0 
18 0 
19 0 
20 0 
21 2 
22 0 
23 0 
24 0 
25 0 
26 0 
27 0 
"" 28 0 
29 2 
30 0 
31 0 
Figure 9. Branch Analy·zer Coverage Results 
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V. EXPERI11ENT. 
A .. Design of the Experiment 
Having two software coverage tools and one fault simulator 
available for analysis purposes, a plan was formulated to do this study. 
The plan was to choose a small VLSI circuit that had two equivalent 
models available. A gate level model and a C-Model to represent the 
circuit. The Line Analyzer and the Branch Analyzer were to be t1sed to 
determine the software coverage of tl1e C-Model. The fault simulator was 
to be used to determine the fa ult coverage of the device. The coverage 
results were to be compared and analyzed for any correlation possibilities. 
In order to implement this plan, both software analysis tools had 
to be ported to local AT&T computer systems. Although these· tools are 
readily available, their usefulness in VLSI design has not heretofore been 
apparent. Therefore, approaches to their 11se had to be determined. 
Familiarity with the fault simulator and its 11sage also had to be acquired. 
A circuit also l1a.d to be chosen that would be small enough to perform 
multiple analyses on, yet large enough for the· results to be meaningful. 
The circuit tl1at was cl1osen is a non-production device called the Traffic 
Light Controller. 
B. The Circuit 
The circuit that was chosen to do the study is tl1e Traffic Ligl1t 
Controller device designed at AT&T Bell Laboratories VLSI Design 
27 
' 
} 
I 
Laboratory. This device is a non-production chip intended solely for 
demonstration purposes. The Traffic Light Controller is basically a device 
that controls the operation of a standard traffic light at an intersection. 
The Traffic Light Controller contains 21 flip flops some of which 
comprise three decade counters. It also contains 288 logic gates 
containing 1114 transistors. It is a sequential, totally synchronous circuit 
having fot1r inputs and six outputs. The four inputs consist of a single 
clock, CKI, a clear signal that initializes the circuit, CLRI, a TESTI input 
that runs the Traffic Light Controller in regular mode and a FLASH! 
input that puts the device into flash mode. By flash mode it is meant 
that the red light on one side of the traffic light and the yellow on the 
other side flash continually. The outputs of the Traffic Light Controller 
are simply tl1e red, yellow and green lights on both sides of the traffic 
light constituting the six outpt1ts. 
A block diagram of the device is presented in Figure 10. There are 
four main blocks to the· circuit. The "toggle" block is used to choose 
between the flasl1 mode and the test mode. The "count" block contains 
the three decade counters that are used to determine the timing of the 
outputs. The "orb" block determines when the circuit can go into flash 
mode, in otl1er words, wl1en the counters have reached the correct count, 
the circuit can be put into flash mode. The "out" block determines the 
values of the outputs, and the "obuf" block contains tl1e output buffers. 
This circuit, as mentioned before, is a very small VL.SI device. It 
" 
was chosen because it would be easily tested since it is small. It was also 
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desirable because both types of models needed for the analysis were 
available. 
C. The Tests 
The C-Model was taken first to be analyzed by tl1e Line Analyzer 
and the Branch Analyzer. When the C-Model is executed, the following 
menu appears. 
TEST :MENU 
c = clear 
t =: toggle test mode request 
f =: toggle flasl1 mode request 
b = toggle both test mode and flasl1 mode request 
rN =: run circuit for N states ( N prompted for) 
q =: quit 
By running this menu in varying sequences, all modes of operation 
of the Traffic Light Controller can be exercised. A full sequence of tests 
that exercises all modes of the device is given by the following menu 
order. 
FlJLL TE:sT· SE.QlJENCE 
C clear 
t test mode 
r run 
16 for 16 clock cycles 
f flash mode 
r run 
10 for 10 clock cycles 
f flash mode 
r run 
11 for 11 clock cycles 
t test mode 
r run 
4 for 400 clock cycles 
q quit 
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After the device is in flash mode·, when it is subsequently put in test 
mode, the number of clock cycle repetitions is automatically multiplied 
by 100. This is simply a built-in feature· of the device. 
The sequence of steps presented above translates into 1548 
functional truth table states. Since a single sequence of menu steps 
",:;..constitutes only one data point for analysis, this sequence had to be 
broken down into smaller tests. The first test that was performed was 
simply to exercise the· "clear" option. This basic test was then extended 
in order to gradually approach the full test. Eventually, 26 individual 
tests were performed on the device. The evolution of these tests is 
depicted in Figure 11. 
These tests were then translated into truth table states by using a 
simulator available at AT.&T Bell Laboratories. Tl1is step was necessary 
because the fault simulator can only use truth table states to perf orin the 
simt1lation, and cannot directly use menu options like the Line Analyzer 
and the Branch Analyzer. T'he software coverage tools were then used to 
analyze the C-Model of the Traffic Light Controller as exercised by these 
tests. 
The C-Model was synthesized into logic gates using a synthesis 
tool available at AT&T Bell Laboratories. This tool is used to generate 
gate level descriptions that are equivalent to the C-Model. Once the gate 
level model was synthesized, fa ult coverage was done on this model of the 
Traffic Light Controller using the tests described above. 
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The same test stimulus was used to generate the tests for both the 
C-Model and the gate model of the Traffic Light Controller. This 
stimulus also uses the above test menu. As mentioned above, the C-
Model of the Traffic Light Controller was synthesized to create the logic 
gate model, thereby maintaining consistency between tl1e two types of 
models and the tests used on both. A test flow diagram is presented in 
Figure 12. 
The Line Analyzer, Branch Analyzer and the fault simulator were 
used to determine the respective coverages of these tests. The full 
sequence of tests and the number of truth table states tl1ey represent is 
presented in Figure 13. 
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Test Number Test Sequence Truth Table States 
-~------~-~--------~----~~--------~-----~---~--~-~---------------~---~--~-----
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
C 
c-->t-->q 
c-~>t-->rl-->q 
c-->t-->r2-->q 
c-->t-->r3-->q 
c-->t-->r4-->q 
c-->t-->rS-->q 
c-->t-->r6-->q 
c-->t-->r7-->q 
c-->t-->r8-->q 
c-->t-->r9-->q 
c-->t-->rlO-->q 
c-->t-->rll-->q 
c-->t-->rl2-->g 
c-->t-->rl3-->q 
c-->t-->rl4-->q 
c-->t-->rlS-->q 
c-->t-->rl6-->q 
c-->t-->rl6-->f-->q 
c-->t-->rl6-->f-->b-->q 
c-->t-->rl6-->f-->rlO-->q 
c-->t-->rl6-->f-->rlO-->f-->rll-->q 
c-->t-->rl6-->f-->rlO-->f-->rll-->t-->rl-->q 
c-->t-->rl6-->f-->rlO-->f-->rll-->t-->r2-->q 
c-->t-->rl6-->f-->rlO-->f-->rll-->t-->r3-->q 
c-->t-->rl6-->f-->rlO-->f-->rll-->t-->r4-->q 
Figure 13. Tests Performed on the Traffic Light Controller 
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VI. THE RESULTS AND ANALYSIS 
A. The Results 
The results of the analysis performed by all three software tools, 
Line Analyzer, Branch Analyzer and the fault simulator are presented in 
table format in Figure 1·4. Tl1e results are given in percentage figures as 
determined by each individual tool. As can be seen, the initial tests show 
a great divergence between coverage results. The Line Analyzer gave the 
highest percentage coverage for simply clearing tl1e circuit, which is test 
1. The abnormally high figure of 39.1 % for the Line Analyzer and 26.8% 
for the Branch Analyzer required some thought as to why they should be 
so higl1. 
When the C-Model of the Traffic Light Controller is cleared, many 
statements are exercised that do not cause actual circuit activity. An 
example of this is if the clear is set then an entire section of the program 
is skipped. Therefore, while software lines are being exercised, the actual 
circuit is not. It must be noted that tl1e C-Model that was used, as well 
as the gate model were not altered at all in order to optimize efficiency. 
Therefore, there is inefficiency in the C-Model, with regard to circuit 
activity. 
Because of tl1is, tl1e · data were reanalyzed. Since the clear 
initializes the circuit by simply resetting the counters, it was decided to 
look at the data assuming that the circuit was already initialized. In 
order to do this, the coverage attained by test 1 was subtracted from 
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every subsequent test for all tl1ree analysis tools. The results of this 
modification are shown in Figure 15. As can be seen the results are now 
fairly close together. If the C-Model were to be optimized for better 
circuit activity, these new results would be fairly accurate without 
modification. 
The results of testing for both the initialized and non initialized 
circuit are presented in graphical form in Figures 16 and 11·. These-
~raphs were analyzed for potential correlation purposes. 
B. The Analysis 
While it can be seen in both Figure 16 and 17·, it is very clear in 
latter figure that both the software coverage and fa ult coverage increase 
at the same time. For example, there is a marked increase in tl1e results 
of all tl1ree analyses at tests 8, 11 and 19. This is the truly exciting 
result. Tl1e fact that for the initialized circuit the actual percentages are 
also very close is also exciting, but not as interesting as the fact that all 
three tools tracked each other very closely. This same tracking is also 
apparent in the raw data results of Figure 14, even though the numbers 
here are quite far apart. 
The results also show a great cliff ere nee in coverage results for all 
three software tools in the earlier tests. This is true for both the raw 
data and the- initialized circuit. This is due to the fact that in fault 
coverage, a fault within the circuit must cat1se an actual chip output to 
change in order for the simulator to consider it a detectable fault. For 
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the earlier tests, the· circuit has not been exercised enough to allow the 
effect of an embedded fault to propagate to an output. For later tests, 
the fa ult coverage does increase to levels more in accord with the 
software coverage results. 
In the later tests, the coverage results also digress from each other. 
This is because, by test 20 the Line Analyzer results have saturated, in 
other words, all lines in the program had been exercised by test 20. The 
Branch Analyzer results saturate at test 22 indicating that all conditional 
segments of the program had been exercised by test 22. The fact that it 
took two extra tests to saturate the Branch Analyzer results, also shows 
that Branch Analyzer does a more thorough analysis of the program. 
Since it is virtually impossible to attain 100% fault coverage, the fault 
simulator results go as high as 85% for the full set of tests. 
All of these results indicate· great potential for the use of software 
coverage for analysis of C-Models in VLSI design. The- conclusions drawn 
from the analysis will be presented in the next section. 
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TEST # CLOCK CYCLE #: LA I BA% FSIM % 
--------------------~--------------------~--~--~---~~-~--~~--~-------------~~----
1 
2· 
3 
4. 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
'1 
8 
10 
28 
48 
68 
88 
108 
128 
148 
168 
188 
208 
228 
248 
268 
288 
308 
32.8 
330 
332 
52.8 
74.0 
948 
11.48 
1348 
1548 
3 9 .1. \ 
48.4 
53 .1. 
57.8 
57.8 
67.2 
76.6 
76.6 
76.6 
76.6 
85.9 
85.9 
87.5 
87.5 
87.5 
87.5 
87.5 
87.5 
8.9. 1. 
89 .1. 
100.0 
100.0 
100.0 
100.0 
100.0 
100.0 
F·igure· 14. Tabular Test Results 
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Figure 15. Tabular Test Results for Initialized Circuit 
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VII. CONCLUSIONS 
A. Conclusions 
The results discussed in the previous section indicate that there is 
st1fficient correlation between the software coverage and fa ult coverage 
results to warrant further study. The fact that the data from all three 
analysis routines tracked each ot~er fairly consistently, clearly indicate 
that a correlation exists between the two analysis forms. However, 
further work will have to be done before software coverage can be used in 
place of fault coverage- for C-Models. Tl1e areas for future work will be 
presented in the next section. 
As mentioned before, another interesting revelation derived as a 
result of the study is that branch coverage as done by the Branch 
Analyzer provides a more thorough analysis of the C-Model. Since a 
more complete analysis is performed, it seems to be a better tool with 
which to estimate the fault coverage of the device than the Line Analyzer 
alone would be. 
B. Areas for Future Work 
Because the Branch Analyzer provided a more thorough analysis of 
the program than the- Line Analyzer alone did, a combination of the two 
tools may provide a more robust tool with which to do the software 
coverage analysis. In other words, the two tools could be combined to 
present not only which lines were exercised when the program was 
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ex·ecuted, but also which portions of the line were exercised. This would 
provide a more gener_~~Jized software tool combining the advantages of 
both the Line Analyzer and the Branch Analyzer. 
One of the caveats of using software coverage as a means of 
. __ / 
~/ 
estimating fault coverage is tl1e basic algorithm applied by tl1e different 
software tools. The tools used to do tl1e software coverage analysis 
simply check if a line or branch of code has been exercised. WI1etl1er the 
exercising of a line or branch actually affects or changes a chip output is 
not important. If the line is used, it is considered covered regardless of 
its chip level impact. 
On the other l1and, fa ult analysis does not consider a fa ult covered 
until a chip output has been affected. The ref ore, one important area for 
future work would be to improve the software analysis tool, and in this 
case the Branch Analyzer specifically to determine that when a branch 
has been exercised, if a chip output changes or not. In this way software 
coverage would better approximate fault coverage. It must be noted that 
the Line Analyzer and the Brancl1 Analyzer are· general purpose tools not 
specifically designed for perf arming this type of analysis, the ref ore some 
modification of these· tools is warranted to better approximate fa ult 
coverage. 
Another important and equally significant area for further work is 
to look at tl1e faults then1selves. When the fault simulator is used to 
analyze a circuit, the first thing it does is create a "faulty" replica of the 
original gate model of the circuit. As discussed in the section on fa ult 
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coverage, this faulty replica contains the· faults that model physical 
defects within the device. The same concept should be applied to C-
Model descriptions of circuits. The C-Model sl1ould be duplicated in a 
"faulty" form. However, what constitutes a fault in a C-Model is yet to 
be determined. Once the equivalent of stuck-at one and stuck-at zero 
logic f au Its has been determined for C-Models, tl1en creating the faulty 
C-Model must be addressed. 
These are but a few of the- areas for future work involving software 
coverage as a means to estimate the fault coverage of devices modeled in 
C. This study has served to open up the doors to an entire new area of 
development for VLSI design. A new approach to fa ult co·verage of C-
Model devices has been studied and deemed a viable alternative to 
classical fa ult coverage methods. \\Tith further adaptation of the C-Model 
itself by fa ult injection, and adaptation of the software analysis tools to 
allow propagation to outputs, a truly robust procedure for fault analysis 
can be realized . 
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